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1 Introduction
Clock jitter, deﬁned as a random variation in the sampling instant, is an important
test metric in high-speed analog-to-digital converter (ADC) test or other sampling
circuits test [1, 2, 3]. This parameter is of special importance as the signal frequency
and data rate increasingly get higher. In some applications, clock jitter, especially
sinusoidal jitter (SJ) and random jitter (RJ), has become the bottleneck of many
systems performance [2].
Currently various jitter test methods have been proposed in [4, 5, 6, 7, 8, 9, 10].
[4] proposed an analytic signal method for ADC aperture jitter measurement. [5]
developed a method for modeling and quantifying bounded Gaussian jitter, as well
as bounded Gaussian noise. [6] proposed an FFT-based jitter measurement method
for separating random jitter from deterministic jitter. Other examples includes IEEE
standard 1057 [7], Analog Device Inc. [8], and Texas Instruments Inc. [9, 10].
These three methods are all dual-frequency tests where two measurements are
required: a low frequency signal test and a high frequency signal test. Compared
with a single frequency test, dual-frequency tests increase greatly the test time and
test cost, consume large die area and hence are not suitable for being on chip. To
reduce the test cost and provide alternative solutions for on-chip jitter test, the
methods using only a single frequency test were proposed [11, 12, 13], which are
computationally efﬁcient and can estimate jitter accurately. However, these meth-
ods only focus on RJ test, none of them has the ability to measure SJ. But SJ is
extremely common and could occur simultaneously with RJ in real ADC test.
Therefore, it is necessary to develop some new single-frequency jitter test methods
that can simultaneously measure SJ and RJ.
In this letter, an accurate and low-cost method is proposed for measuring the
root mean-square (RMS) values of SJ and RJ in sampling clock signal of a high-
speed ADC, which requires only a single test with a high frequency input sine
wave. The key idea of the proposed method is based on the intrinsic property that
clock jitter is modulated by the slope of input signal. The proposed method requires
only one fast Fourier transform (FFT), one inverse FFT (IFFT) and few simple
arithmetic operations, and hence is computationally efﬁcient. The algorithmic
simplicity and relaxed hardware requirement make the new method well suited
for built-in self-test. Furthermore, the proposed method offers great potential for
accurate ADC test with low quality clock.© IEICE 2015
DOI: 10.1587/elex.12.20150742
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2 Problem statement
In this section, some basic concepts for jitter are ﬁrst discussed, and then the
problem of clock jitter measurement in ADC test is brieﬂy described.
2.1 Basic concepts for jitter
In this letter, jitter is deﬁned as the difference between the real clock edge and ideal
clock edge. As shown in Fig. 1, the ideal clock period is Ts, and the ideal sampling
instants are at time 0, Ts, 2Ts and so on. In real ADC test, due to inevitable device
noise, crosstalk or other non-ideal factors, the real sampling edges often deviate
from the ideal positions. The deviations represented by tj0, tj1, tj2 are the clock
jitter. This jitter is the total jitter at each sampling instant, and it can be the
summation of several kinds of clock jitter.
In ADC test, RJ and SJ are two kinds of the most common jitter. RJ originates
from device noise (thermal, shot, ﬂicker noise), and it is unbounded and can be
modeled as a Gaussian distribution with zero mean and standard deviation of j
(also called as RMS value), as shown in (1).
RJðtÞ ¼ 1ﬃﬃﬃﬃﬃ
2
p
j
e
 t2
22
j ð1Þ
SJ can be generated by spread spectrum clocking, PLL (phase-locked loop)
reference clock feedthrough, crosstalk, etc. Sinusoidal jitter is one kind of the most
common periodic jitter and can be represented by
SJðtÞ ¼ B sinð2fsint þ Þ ð2Þ
where B, fsin and θ are amplitude, frequency and initial phase of SJ, respectively.
Another term needs to be introduced is unit interval (UI) [14]. Clock jitter
measurements are often presented with respect to the clock period T. One period is
called one unit interval (UI) and clock jitter can be measured in units of UIs. For
example, if a 100MHz clock signal (10 ns period) has a RMS jitter of 4.8 ps
( ¼ 4:8 ps), then its value can be given in UI by

T
¼ 4:8 ps
10 ns
¼ 0:00048UI ¼ 0:48mUI ð3Þ
2.2 Clock jitter measurement in ADC test
Let the input signal of an ADC be a pure sinusoidal signal VinðtÞ
VinðtÞ ¼ A sinð2fint þ ’Þ ð4Þ
Fig. 1. Clock jitter.
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where A, fin and φ are the amplitude, frequency and initial phase of sine wave,
respectively. When clock jitter is taken into account, the ADC output sequence x[k]
can be represented by
x½k ¼ A sin½2finðkTs þ tjkÞ þ VhðkTsÞ þ VnðkTsÞ; k ¼ 0; 1; 2; . . . ; M  1 ð5Þ
where Ts represents ideal sampling period; tjk represents the total clock jitter at
sampling instant kTs; VhðkTsÞ is harmonic distortion component caused by the
nonlinearity of ADC; VnðkTsÞ is ADC input-referred noise caused by ADC thermal
noise and quantization noise [2], and it follows normal distribution: VnðkTsÞ 
Nð0; 2nÞ. M is the data record length. In this letter, the total clock jitter tjk consists
of two components: SJ and RJ, as shown in (6).
tjk ¼ RJðkÞ þ SJðkÞ ¼ tk þ B sinð2fsinkTs þ Þ ð6Þ
where tk represents RJ and follows Nð0; 2jÞ; the second term represents SJ, and B,
fsin and θ are amplitude, frequency and initial phase of SJ, respectively. In this
letter, the objective of clock jitter measurement is to develop a simple algorithm to
accurately estimate the RMS values of RJ and SJ, i.e., j and B=
ﬃﬃﬃ
2
p
.
3 SJ and RJ estimation with a single frequency test
In this section, an accurate and cost-effective method for SJ and RJ test was ﬁrst
derived by theoretical analysis, and then realized by six-step procedure.
In ADC test community, the frequency of sampling clock is typically in the
range of hundreds of Hz to a few GHz [15], depending on the maximum allowable
conversion rate of ADC under test. It means that the minimum clock period should
be at nanosecond level. The RMS jitter of clock signal generator is typically
required in the range of 0.1 picoseconds to several picoseconds [15], depending on
the jitter speciﬁcation of ADC under test. Therefore the total clock jitter is very
small compared with sampling interval, usually at the level of mUI, so Taylor
expansion can be applied to (5) and the result is shown in (7).
x½k  A sin½2finðkTs þ tjkÞ þ 2finA cosð2finkTs þ ’Þ  tjk
þ VhðkTsÞ þ VnðkTsÞ; k ¼ 0; 1; 2; . . . ; M  1
ð7Þ
where the term in box is the total jitter-induced error in ADC output. It can be
observed that the total jitter tjk is modulated by the slope of the input signal when it
is converted to ADC output error. In this letter, we will exploit this property to
estimate SJ and RJ.
3.1 SJ estimation
According to (7), SJ-induced error in ADC output can be given by
2finA cosð2finkTs þ ’Þ  B sinð2fsinkTs þ Þ
¼ finABfsin½2ðfin þ fsinÞkTs þ ’ þ 
þ sin½2ðfin  fsinÞkTs þ  þ ’  g
ð8Þ
It can be observed that SJ generates two spurious components with the same
amplitude but different frequencies in ADC output. Let hspur and h1 be the
amplitudes of spur and input signal in decibels, as shown in (9) and (10),
respectively.
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20 log10ðfinABÞ ¼ hspur dB ð9Þ
20 log10 A ¼ h1 dB ð10Þ
Note that, (9) shows that the spur amplitude is strongly dependent on the frequency
of input signal. For every doubling of the input frequency, the spur amplitude
increases by about 6 dB. If the spur amplitude is larger than the intrinsic non-
linearity error of the ADC under test, it will become the largest spurious component
in ADC spectrum and hence will reduce ADC SFDR (spurious free dynamic
range). Combining (9) and (10), the amplitude of SJ can be given by
B ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
10
hspurh1
10
p
fin
ð11Þ
where hspur  h1 can be obtained by measuring the height difference in decibels
between SJ-induced spur and the fundamental bin in ADC spectrum; fin can be
estimated in frequency domain if the collected data is coherent [2], and this
parameter is also needed in the following RJ estimation. Then the RMS value of
SJ is B=
ﬃﬃﬃ
2
p
.
3.2 RJ estimation
Let VspurðkTsÞ represent the SJ-induced spurs, (7) can be rewritten as
x½k  A sin½2finðkTs þ tjkÞ þ 2finA cosð2finkTs þ ’Þ  tk
þ VspurðkTsÞ þ VhðkTsÞ þ VnðkTsÞ; k ¼ 0; 1; 2; . . . ; M  1
ð12Þ
The term in box is RJ-induced error in ADC output. It raises the noise ﬂoor of ADC
and hence will degrade ADC signal-to-noise ratio (SNR). In order to obtain the
RMS value of RJ, j, here we deﬁne the error sequence e[k] by removing the
fundamental, harmonic and spurious components from the raw data x[k],
e½k ¼ x½k  A sinð2finkTs þ ’Þ  VhðkTsÞ  VspurðkTsÞ
 2fA cosð2finkTs þ ’Þtk þ VnðkTsÞ
ð13Þ
Since the fundamental, harmonic and spurious components can be identiﬁed with
reasonable accuracy, the e[k] can be calculated by subtracting x[k] with the
estimated fundamental, harmonic and spurious components in time domain.
e^½k ¼ x½k  A^ sinð2f^inkTs þ ’^Þ  V^hðkTsÞ  V^ spurðkTsÞ ð14Þ
In this letter, a new computationally efﬁcient approach is proposed to easily obtain
e[k] in frequency domain by the following four steps. 1) Collect M coherent
samples x[k] from ADC output; 2) perform FFT on x[k] to obtain its FFT X[K]; 3)
set all DC, fundamental, harmonic and spurious bins to be zero in X[K] to obtain
e_fft[K]. This step is equivalent to remove the fundamental, harmonic and spurious
components in time domain. Therefore e_fft[K] is exactly the FFT of e[k]; 4)
perform IFFT on e_fft[K], then e[k] is obtained.
By deﬁnition, the error sequence e[k] contains both information for RJ and
noise. To extract RJ information, some simple arithmetic operations will then be
performed on e[k]. First, the sum of squares of all e[k]As, can be written as
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XM1
k¼0
e2½k ¼
XM1
k¼0
ð2finAÞ2 cos2ð2finkTs þ ’Þt2k þ
XM1
n¼0
V2n ðkTsÞ
þ
XM1
k¼0
4finA cosð2finkTs þ ’ÞtkVnðkTsÞ
¼ 2MðfinAÞ22j þM2n
ð15Þ
Next, multiplying e[k] by cosð2finkTs þ ’Þ, we have
e½k  cosð2finkTs þ ’Þ
¼ 2fA cos2ð2finkTs þ ’Þtk þ cosð2finkTs þ ’ÞVnðkTsÞ
ð16Þ
Notice that the idea of this operation comes from the previous observation that jitter
is modulated by the slope of input. Then, taking the sum of squares of e½k 
cosð2finkTs þ ’Þ, we get
XM1
k¼0
½e½k  cosð2finkTs þ ’Þ2  3
2
MðfinAÞ22j þ
M
2
2n ð17Þ
Combining (15) and (17), the RMS value of RJ can be estimated by (18). In (18),
the A, fin and φ can be estimated directly from X[K] [2], which is the FFT of x[k].
j ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2
XM1
k¼0
fe½k  cosð2finkTs þ ’Þg2 
XM1
k¼0
e2½k
MðfinAÞ2
vuuuut ð18Þ
The procedure of the proposed method is illustrated by the ﬂow chart shown in
Fig. 1. Note that, in step 1, both the sampling frequency fs and the frequency of
input signal fin should be set to be high enough so that the effect of clock jitter on
the noise ﬂoor of ADC is noticeable. Generally fs is generally set for the maximum
allowable and fin is set to be close to or even exceed Nyquist frequency [8].
From Fig. 2 we can see that the proposed method reduce the test cost greatly by
simultaneously extracting both information for SJ and RJ from a single high-
frequency test. Furthermore, the developed method is computationally efﬁcient
since only one FFT, one IFFT and few simple arithmetic operations are involved.
4 Simulation results
To demonstrate the validity of the proposed method in jitter test, simulation results
are presented in this section. In simulation, both SJ and RJ are precisely known so
that the estimated jitter can be compared with their ideal values.
Fig. 2. Flow chart of the proposed method.
© IEICE 2015
DOI: 10.1587/elex.12.20150742
Received September 2, 2015
Accepted September 14, 2015
Publicized October 8, 2015
Copyedited October 25, 2015
6
IEICE Electronics Express, Vol.12, No.20, 1–8
The simulation environment in MATLAB is set up as follows. The ADC is
modeled as a set of transition levels. Its differential nonlinearity error follows
normal distribution Nð0; 2DNLÞ. A high-frequency sinusoidal signal with additive
Gaussian white noise following Nð0; 2nÞ is applied to the input of ADC. The
amplitude of sinusoidal signal is set to be 98% of the ADC full scale and the n is
chosen to be 0.5 least signiﬁcant bit (LSB). In simulation, both SJ and RJ are
modeled as random timing error and are added to the ideal sampling instant
simultaneously. And their RMS values are set at picosecond level.
The proposed method is applied on the three different high speed ADCs and the
estimated RMS SJ and RJ are summarized in Table I. In Table I, DNL is chosen
according to ADC resolution such that the ADC INL (integral nonlinearity) is
within 1 LSB. The signal frequency fin is set to be near Nyquist frequency such that
the jitter effect is noticeable. Also the signal frequency fin, sampling frequency fs,
and the data record length M are chosen to satisfy coherent sampling condition. It
can be seen that the estimated SJ and RJ match the ideal values very well, the
relative errors are bounded in 1:4%, and the errors are acceptable.
Table I. Estimated RMS SJ and RJ on three ADCs
ADC resolution [bit] 9 12 16
DNL [LSB] 0.07 0.02 0.002
fs [MHz] 1000 400 100
fs [MHz] 492.431641 198.486328 49.810791
M 212 213 214
Ideal RMS RJ j [ps] 5 2.5 1
Estimated RMS RJ [ps] 5.067 2.486 1.009
Relative error of RJ 1.34% −0.56% 0.90%
Ideal RMS SJ [ps] 1 0.5 0.3
Estimated RMS SJ [ps] 0.997 0.504 0.296
Relative error of SJ −0.30% 0.80% −1.33%
Fig. 3. Spectra of simulated 12-bit ADC with/without SJ and RJ.
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Fig. 3 shows the output spectra of a simulated 12-bit, 400MS/s ADC with/
without SJ and RJ. It can be observed that when adding SJ and RJ into the ideal
clock, the ADC noise ﬂoor (shown in green) is raised from −106 dB to −88 dB (due
to RJ) and two signiﬁcant spurs occur in ADC spectrum (due to SJ).
5 Conclusion
An accurate and low-cost method is proposed for simultaneously measuring SJ and
RJ in ADC output. Exploiting the property that clock jitter is modulated by the
slope of input signal, the proposed method can extract both SJ and RJ with only a
single high-frequency test. The proposed method is computationally efﬁcient since
only one FFT, one IFFT and few simple arithmetic operations are involved.
Simulation results show that the relative errors between the estimated SJ/RJ and
the ideal values are within 1:4%. The developed method is well suited for built-in
self-test and also offers an alternative approach for accurate ADC test with low
quality clock.
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